We provide IT Staff Augmentation Services!

Software Architect Resume

5.00/5 (Submit Your Rating)

El Segundo, CA

OBJECTIVE:

To seek a position in software engineering that will allow using proven abilities to design and develop quality software with a focus on solving problems with innovative and analytical methods to meet customer’s requirements within embedded system programming, network communication systems development, and architecture for software ­intensive systems

.SKILLS IN TOOLS, TECHNOLOGIES AND STANDARDS:

Advanced Skills 7 or more years of experience:

C, C++, GCC, UNIX, Shell Scripting, Agile Development, DOORS, Microcontroller, Microprocessor, RTOS, ARM, Socket Programming, POSIX, Multi - thread, Visual Studio, UML, OOP/OOA, Internet Protocol Suite Application Layer (FTP, HTTP, NTP, DHCP, SMTP, SNMP, Telnet), Presentation Layer (TLS-SSL), Session Layer (Sockets), Transport Layer (TCP, UDP), Network Layer (IP, IPsec, ICMP, IGMP, OSPF, RIP), Data link (LLC MAC, Bluetooth L2CAP), Physical (RS-232, RS-422, 802.11a/b/g/n) Ad Hoc Networking, 802.11 (Wi-Fi), Bluetooth, PKI, X.509 V3 Certs, SSL, Wireshark, Visual Basic, HTML, Visio, DOS, Windows, Mac OS X, X/Motif programmig

Intermediate Skills 2-7 years of experience:

 
  • Linux
  • Assembly
  • ASN.1
  • Common Gateway Interface (CGI)
  • Perl
  • Java
  • Java Script
  • RADAR
  • FPGA
  • DSP
  • Eclipse
  • ASP.NET
  • VB.NET
  • SNMP
  • SNTP
  • USB
  • UART
  • JTAG
  • J-Link
  • SPI
  • PCMCIA (PC Card Standard)
  • PCI Initiator & Target
  • Satellite Communications
  • Software Defined Radios
  • IPSec and IKE
  • 802.1X
  • JPEO APIs
  • Software Communication Architecture (SCA)
  • Cryptography
  • Internet Protocol Suite
  • SSL
  • TI DSP/BIOS
  • TI C54XX DSP
  • TMS320 DSP XDAIS Compliant Algorithms
  • Micrium µCos-II/III
  • Green Hills Integrity
  • Analog Devices ARM7
  • Renesas Cortex-M series
  • RX63N
  • Keil RL-RTX
  • NXP LPC2100
  • IAR EW
  • HEW
  • E2 Studio
  • Subversion
  • ClearCase
 

Novice Skills Less than 2 years of experience:

 
  • C#
  • VHDL
  • eLinux
  • Freescale i.MX21
  • Microchip PIC16
  • PIC BASIC
  • MIL-STD-1553
  • APS System
  • ITS
  • MUTCD
  • I2C
  • I2S
  • RS-422
  • RS-485
  • IAR visualSTATE
  • GPRS
  • XEmacs
  • SCPI
  • Source Safe
  • Python
  • PCOM
  • Git
  • Harvest
  • JIRA
  • Android Studio
  • Android Architecture
  • Amazon AWS
  • XMPP
  • Watermarking Forensics
  • Star Energy Compliance for Audio/Video devices
  • STB Architecture Principles
 

PROFESSIONAL EXPERIENCE:

Confidential

EL SEGUNDO, CA

Software Architect

Responsibilities:

  • Architect responsible for design verification of DirecTV Set-Top Box legacy products, including:
  • Home Theater, Over-the-Air, Amazon Echo, Streaming Video
  • Architect providing STB team sound direction for most efficient design to meet STB requirements

Technologies Used: UML, C, C++, Java, Git, JIRA, Visual Paradigm, Amazon AWS, XMPP, Watermarking Forensics, Star Energy Audio/Video

Confidential

RANCHO DOMINGUEZ, CA

Senior Software Engineer

Responsibilities:

  • Designed, developed, documented, integrated, tested and debugged eSIM application software for v3 Certificate Path Verification Validation for smartcards
  • Designed, developed, integrated encryption/decryption embedded software for smartcards
  • Designed, developed ASN1 parsing embedded software for v3 certs and eSIM profiles for OEM
  • Generated RCA, CA, End-Entity v3 Certificate chains for eSIMs smartcard Functional Tests
  • Python Design, development, integration, testing, and debugging modules for new eSIM solutions for qualification process of OEM product

Technologies Used: C, Cryptography, ASN1 Decoder, UML, PCOM, Python, GCC, Cygwin, Eclipse base IDE, Git, JIRA, OpenSSL

Confidential

PASADENA, CA

Senior Software Engineer 4

Responsibilities:

  • Designed, developed, documented, integrated, tested and debugged Uplink application software and subsystem that contain logical and mathematical solutions in a Linux environment
  • Analyzed, using UML, user needs and software requirements to determine feasibility of design within time and cost constraints
  • Conferred with systems analysts, engineers, programmers and others to design subsystem and to obtain information on project limitations and capabilities, performance requirements and interfaces
  • Modified existing transmitter controller client software to correct errors, interface to new power amplifier hardware, and to improve its performance.

Technologies Used: C, UML, Shell Scripting, GCC, Red Hat Linux, eLinux, Mac OS X, Socket Programming, POSIX, Multi-thread, Harvest, Eclipse, XEmacs, ConceptDraw Pro, Internet Protocol Suite, Wireshark, SCPI

Confidential

SAN DIMAS, CA

Firmware Engineer 3

Responsibilities:

  • Analyzed system level requirements for major OEM product and incorporated recommended changes to system level requirements document and generated deployment diagram
  • Wrote Software Description Document for next major OEM product
  • Developed and modified monitor and control firmware and VB.NET application for new and legacy OEM products with and without an RTOS

Technologies Used: C, VB.NET Windows Appliction, UML, StarUML, Visual Studio, Windows, Socket Programming, Microcontrollers, RTOS, Analog Devices ARM7, NXP LPC2100, Keil RL-RTX, GPIO, I2C, SPI, UART, RS422, RS-485, DAC/ADC, Scopes, Logic Analyzer

Confidential

CORONA, CA

Senior Design Engineer

Responsibilities:

  • Generated system level requirements for next generation of APS for ITS infrastructure containing WiFi-Bluetooth combo radio, Internet Protocol Suite, and various serial communication protocols for existing peripherals.
  • Using UML for development, integration, and testing cycle, successfully passed customer acceptance criteria and MUTCD
  • Selected IDE, RTOS and MCU and ported Micrium uC/OS-III realtime kernel and networking components to Renesas RX63N and IAR EW for new generation APS
  • Modeled a traffic controller running on Renesas RX63N using visualSTATE to help development of next generation APS
  • Developed and integrated SNMP and SNTP clients on APS

Technologies Used: C, C# Windows Application, HTLM/CSS, JavaScript, ASP.NET, UML, StarUML, ITS, MUTCD, Subversion, Windows, DOS, Cygwin, Internet Protocol Suite, Wireshark, Bus Hound, Bluetooth, Socket Programming, Microprocessors, Microcontrollers, Microchip PIC16, PIC BASIC, RTOS, Multi-thread, IAR EW, HEW, E2 Studio, Keil, IAR visualSTATE, Renesas Cortex-M series, RX63N, and Micrium uCOS-III, USB, GPIO, I2C, I2S, SPI, JTAG, DAC/ADC

Confidential

MONROVIA, CA

Senior Software Engineer

Responsibilities:

  • Using UML created system level requirements, design, development, integrating, and testing software applications used in support of Efficient Energy Systems (EES) group for EV solutions and Power Processing products
  • Developed C++ software for 802.11 and GPRS communication applications in a real-time embedded control system
  • Deep dive analysis to enhanced throughput on 802.11 and GPRS systems

Technologies Used: C++, HTML, JavaScript, UML, StarUML, Visio, Source Safe, Visual Studio, Windows, DOS, Cygwin, Mac OS X, GPRS, 802.11, SSL, Internet Protocol Suite, IP and Ad Hoc Networking, Wireshark, Socket Programming, Microcontroller, RTOS, ARM, Keil RL-RTX, NXP LPC, RS-232, RS-485, UART, JTAG, JLink

Confidential

HUNTINGTON BEACH, CA

System Engineer 3

Responsibilities:

  • Used UML, DOORS for requirements analysis and decomposition of system requirements and individual JTRS GMR Waveform Design Specifications into lower level requirements needed to support operation of waveforms on the GMR platform and to support operation and configuration of the JTRS GMR
  • Porting analysis of SRW including design, decomposition and allocation of IPSec and IKE for establishing and maintaining Security Associations
  • Conducted performance analysis of waveform and Non-waveform throughput and memory utilization on the JTRS GMR platform using thread base analysis tools
  • Redesigned IP Network Security and IP Network Intrusion Detection and other common network protocol requirements on the GMR platform
  • Contributed to Working Groups and Tiger Teams formed to address design and capability issues: Unified INFOSEC Criteria (UIC) deep-dive analysis, Built-In-Test requirements to detect and isolate faults for both software and hardware, MIL-STD-1275 for power drop-out, EKMS, C2 Protect Tools for network access
  • Lead in the Formal Qualification of the Non-Waveform software and provide expert knowledge as Non-Waveform SME for the Formal Qualification of the Waveform software
  • Contributed to the development of Test Procedures for Non-waveform services
  • Facilitate interaction and translate between requirements developers and the formal qualification sign-off process for waveform and Non-waveform applications

Technologies Used: C/C++, DOORS, UML, JTRS GMR SDR, JPEO APIs, Software Communication Architecture, IPsec and PKI, Satellite Communications, GPS, IP and Ad Hoc Networking, Socket Programming, POSIX, Cryptography, Rational ClearCase, Green Hills Integrity, Internet Protocol Suite, SSL

Confidential

GARDEN GROVE, CA

Senior Software Engineer

Responsibilities:

  • Lead developer on Airborne 802.11b to SPI bridge and achieving high throughput and low latency for performance and functional goal
  • Assisted OEM customers integrate the SPI product into embedded modules
  • Developed, wrote and implemented WPA in the Airborne product line
  • Developed custom test software for Airborne 802.11b to SPI bridge for Windows platform over a third party USB-SPI dongle

Technologies Used: Assembly, C, Visual Studio, Windows, DOS, Internet Protocol Suite, Socket Programming, 802.11, WPA, ARM, USB, SPI

Confidential

SANTA ANA, CA

Senior Software Engineer

Responsibilities:

  • Led the TROY Group Bluetooth® Certification Program and qualified TROY BT Stack
  • Developed Windows Application Bluetooth protocol analyzer for Bluetooth® qualification which included designing proprietary L2CAP-TCI protocol for both client and server side.
  • Architected and ported Troy Head Set BT Stack to the TI c54xx DSP
  • Architected and developed XDAIS compliant algorithms
  • Designed and wrote SRS and integrated 1284.4 Protocol into OEM customers embedded modules that required IEEE Std. 1284.4 Protocol
  • Lead developer on an 802.1X Supplicant that is interoperable with Secure.XS and Odyssey RADIUS Authenticating Server (AS), and Intermec Internal RADIUS AS

Technologies Used: C, Visual Basic windows application, UML, Windows, DOS, Cygwin, Linux, Code Composer, GCC, Bluetooth®, Internet Protocol Suite (TCP/IP), Ethereal, SSL, WPA Development, 802.1X Supplicant, IEEE Std. 1284.4 Protocol, Motorola 68K, Intel 8086/8088, ARM7 TI C54XX DSP, Secure.XS, Odyssey RADIUS Authenticating Server, PCMCIA (PC Card Standard), TI DSP/BIOS, TMS320 DSP XDAIS Compliant Algorithms, RTOS, Multi-thread, UART, RS-232, JTAG, Freescale i.MX21

Confidential

TORRANCE, CA

Software Engineer

Responsibilities:

  • Lead developer of X.509 V3 Certificate Path Validation and Verification on Palladium Secure Modem
  • Wrote test procedures for field engineers at manufacturing sites for the Palladium Secure Modem.
  • Lead developer for Y2K compliance of Palladium Secure Modem to FIPS PUB 140-1 standards.
  • Lead Software Engineer on the Hughes test equipment for the SPACEWAY antenna array including: SRS at the Data Link Layer, UML diagrams, DLLs and Windows application

Technologies Used: Assembly, C, Visual Basic windows application, UML, X.509 V3 Certificates, PKI, ASN.1, Cryptography, Windows, DOS, MIL-STD-1553, Fortezza, PCMCIA Card, ARM, USB

Confidential

PASADENA, CA

Engineer

Responsibilities:

  • Software development of RADAR parameter calibration algorithms and analysis of mission telemetry: gathering, organizing, and analyzing data for the QuikScat sensor validation
  • Developed and maintained website for QuikScat project
  • Developed Shell Scripts, algorithms for the Cassini RADAR Performance Analysis Software
  • Lead developer for a UNIX based custom test software to extract, convert, & decode all engineering and science data gathered from the Cassini RADAR
  • VHDL, design: FPGA PCI Initiator & Target interface for the Shuttle RADAR Topography Mission

Technologies Used: OOP/OOA, HTML/CGI, X/Motif programming, Java, JavaScript, Perl, Shell Scripting, C/C++, RADAR, DSP, VHDL, UNIX, Multi-process programming using fork(), VHDL, FPGA

We'd love your feedback!