Network Engineer Resume
3.00/5 (Submit Your Rating)
US
OTHER SKILLS
- Rewriting embedded Linux drivers for PowerPC evaluation board
2003 to 2010
Confidential,
- Developed MAC driver code for fast ethernet and Gigabit Ethernet switches, FPGAs, CPLDs and other devices on multiple hardware platforms
- Programmed five port Ethernet switch for MAC and VLAN switching
- Implemented driver code for various Ethernet PHYs.
- Adapted third party circuit emulation code for T1 interface to ARM7 based platform.
- Experience with GNU tools and EPI JTAG ICE for ARM7.
- Implemented XML GUI pages and SNMP interface for adding/removing SNMP V1/V2 trap hosts .
- Ported RADIUS library code from PPC based platform to ARM based platforms.
- Implemented code for Access Control List feature
- Helped add support for GNU debugger stub for ARM9/ARM7 platforms
- Implemented code for power supply monitoring subsystem
1998 to 2002
Confidential,
- Created boot ROMs for PSOS+ operating system
- Ported and debugged Broadcom SDK code from VXWORKS to PSOS+ V2.50 for BCM5616 Ethernet Switch using Tundra PowerSpan II and internal MPC8250 PCI bridges.
- Implemented PHY interfaces for Broadcom BCM52XX PHYs.
- Modified and debugged BSP ethernet device drivers for MPC8260 to switch port interface.
- Implemented device drivers and kernel code interfaces for (AMD/Fujitsu)FLASH memories, compact flash disks(IDE), I2C and SPI based EEPROMs, SCC port(UART and Ethernet modes), HDLC controller, FPGA and SONET/GBE chipsets(AMCC) for use by hardware and software groups.
- Participated in fixing hardware problems for optical transmission boards and inter-shelf communications boards.
- Implemented code to validate signal degrade and signal fail hardware functionality for SONET interface.
- Ported and upgraded pSOS+ kernel code as part of platform group..
- Evaluated software aspects of Agere Network processor for use with product.
- Assisted in selection of OS as replacement to pSOS+, evaluated VXWORKS/TORNADO platform.
- Experience with Wind River and HP JTAG ICE units, logic analyzers and oscilloscopes.
1996 to 1998
Confidential,
- Adapted and debugged CDMA call stack software for mobile phone hardware and mobile phone reference design boards.
- Assisted in porting of bootloader, OS, and device driver software for FLASH, CODEC, KEYPAD and LCD from FR30 based platform to ARM7 based platform.
- Participated in board bring up for form-and-fit and reference design boards.
- Designed and implemented flash memory storage subsystem for dual banked flash part.
- Helped modify RF device driver code parameters for automatic gain control, low noise amplifier control and high power detection control loop.
- Designed and implemented hardware simulator using ARM7 virtual machine software to allow CDMA software to be developed prior to arrival of hardware platform.
- Responsible for debug and release of software baselines using ClearCase configuration management system.
- Experience with Lauterbach ICE and JTAG ICE units for ARM7.
1995 to 1996
Confidential,
- Maintained portions of call processing software for MCI dialing plans - ISDN, SS7 and MF/DTMF trunks.
- Helped implement MCI Flexible Service Area Calling and Automatic call throttling features.
1994 to 1995
Confidential,
- Involved in design and debug of RF statistic reporting subsystem for Motorola 56156 DSPs.
- Designed and implemented layer 2 portion of handover software for WACS standard implementation.
1992 to 1994
Confidential,
- Implemented device drivers for T1 chipset(IP over clear channel), DMA controller, CODEC, UARTs, and proprietary hardware used in 80816/80386 embedded processor environments using C/C++ and Rumbaugh OOD methodology.
- Modified and debugged ISDN call processing protocol stacks for CCITT Q.931 and Q.921(LAPD)
- Worked on GES radio port controller
- Debugged TCP/IP stack code.
1985 (part time), 1989 to 1992 (full time)
Confidential,
- Designed and implemented software for PC-based industrial process monitoring and control software.
- Implemented embedded 80186 based software for RS-232/RS-485 packet-switched subsystem for use with programmable logic controllers.