Digital Audio Processor Resume

TECHNICAL SKILLS:

Languages: C, HDL (Verilog, VHDL), SystemVerilog, X86 Assembly, Python.

Cadence Tools: Composer Schematic, Virtuoso, EDI Encounter, ICC2.

Synopsys Tools: Design Vision, Primetime, Waveview, DVE, Library Compiler, Liberty NCX, Siliconsmart, Confidential .

Simulation Packages: Hspice, Xilinx ISE, MATLAB, Cplex, Gem5, EAGLE, TINA, Multisim, EDA, Pspice.

Others: Linux Shell scripting, semiconductor design, pre - silicon verification, CMOS Design, Mentor Graphics, Memory Testing, verification, altera, software design, DFT architecture, BIST, scan chains, JTAG, DRC, LVS, XOR, SoC architecture/design , Low Power Design, SPI/I2C protocols, Test Generation, Design validation .

Operating Systems: Windows, Unix, MS Office suite, Linux.

Related coursework: Testing and Testable Design, Application Specific Integrated Circuit Design(ASIC), VLSI Design, Hardware Description Language, Microprocessor, Switching Theory and Logic Design, Advanced Digital logic, RF and microwave circuits, Computer Architecture, Wireless Sensor Networks, Optical Communication Systems, Active Semiconductor Systems.

PROFESSIONAL EXPERIENCE:

Confidential

Digital Audio Processor

Tools: Xilinx ISE, Cadence Virtuoso Layout editor, Silicon Smart ACE, Design Vision, Hspice, Waveview, Encounter tool, Primetime.

Responsibilities:

Designed RTL and implemented an Arithmetic Logic Unit which performs N bit arithmetic operations using Xilinx ISE and Verilog.
Designed standard library cells using 130nm technology in Cadence Virtuoso Layout editor for standard gates.
Performed DRC and LVS checks.
Functionality check of the designed cells using Hspice, waveview.
Library characterization using Silicon Smart.
Mapped netlist generated from the Verilog code of the designed Confidential using design vision.
Automatic placement and routing of the Confidential using Encounter tool.
Performance (worst case delay, slack) of the design estimated using Primetime.

Confidential

Digital Audio Processor

Tools: Synopsys Design Vision, Xilinx, ModelSim, Synopsys IC Compiler.

Responsibilities:

Designed a Low Power ASIC-DSP chip to implement an FIR filter used in hearing aid devices.
Used C programming and behavioral Verilog to build the RTL of the Two Channel MSDAP. The architecture design of the MSDAP was then done and codes using Verilog.
Synthesized the design using Design Vision Synopsys tool and generated the netlist.
The netlist was then used to generate the layout and floor plans(placement and routing) using IC Compiler Synopsys tool.
The power, static timing, clock tree synthesis and area analysis of the MSDAP was also done to find out if design goals were met.

Digital Integrated Circuit design and testing

Confidential

Responsibilities:

Asynchronous Circuit Design & Implementation: designed a Pump Controller using asynchronous and synchronous, Mealy and Moore Confidential 's.
Performed Confidential for combinational, sequential circuits and designed characteristics before and after scan insertion (area report, timing report, delay report) in Confidential .
Designed Built in Self-test for 8-bit ripple carry adder and an 8-bit comparator by adding 8-bit pseudorandom generator and 4-bit signature compactor (4-bit MISR), using Verilog modeling and observed the fault coverage before and after BIST insertion.

Reverse engineer

Confidential

Responsibilities:

Reverse engineered a 32bit ARM processor with an Confidential .
A Verilog code was written to perform the instruction decoding, Confidential for the Controller, and the Confidential for the computation.

We provide IT Staff Augmentation Services!

We'd love your feedback!

Resume Categories

Client Services

Job Seekers

Visa Sponsorship